OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [bench/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 3788d 10h /ethmac/tags/rel_1/bench/
335 New directory structure. root 3845d 16h /ethmac/tags/rel_1/bench/
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6266d 09h /ethmac/tags/rel_1/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6266d 09h /ethmac/tags/rel_1/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 6270d 12h /ethmac/tags/rel_1/bench/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6270d 12h /ethmac/tags/rel_1/bench/
108 Testbench supports unaligned accesses. mohor 6347d 15h /ethmac/tags/rel_1/bench/
107 TX_BUF_BASE changed. mohor 6347d 15h /ethmac/tags/rel_1/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 6392d 13h /ethmac/tags/rel_1/bench/
80 Small fixes for external/internal DMA missmatches. mohor 6413d 09h /ethmac/tags/rel_1/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 6423d 13h /ethmac/tags/rel_1/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 6423d 18h /ethmac/tags/rel_1/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 6425d 05h /ethmac/tags/rel_1/bench/
49 HASH0 and HASH1 register read/write added. mohor 6427d 05h /ethmac/tags/rel_1/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 6433d 11h /ethmac/tags/rel_1/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 6493d 13h /ethmac/tags/rel_1/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 6543d 14h /ethmac/tags/rel_1/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6543d 17h /ethmac/tags/rel_1/bench/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 6568d 11h /ethmac/tags/rel_1/bench/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 6608d 12h /ethmac/tags/rel_1/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.