Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [bench/] - Rev 365


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4225d 16h /ethmac/tags/rel_1/bench/
335 New directory structure. root 4282d 22h /ethmac/tags/rel_1/bench/
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6703d 15h /ethmac/tags/rel_1/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6703d 15h /ethmac/tags/rel_1/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 6707d 18h /ethmac/tags/rel_1/bench/
116 Testing environment also includes traffic cop, memory interface and host
mohor 6707d 18h /ethmac/tags/rel_1/bench/
108 Testbench supports unaligned accesses. mohor 6784d 21h /ethmac/tags/rel_1/bench/
107 TX_BUF_BASE changed. mohor 6784d 21h /ethmac/tags/rel_1/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
mohor 6829d 19h /ethmac/tags/rel_1/bench/
80 Small fixes for external/internal DMA missmatches. mohor 6850d 15h /ethmac/tags/rel_1/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 6860d 19h /ethmac/tags/rel_1/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 6861d 00h /ethmac/tags/rel_1/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 6862d 12h /ethmac/tags/rel_1/bench/
49 HASH0 and HASH1 register read/write added. mohor 6864d 11h /ethmac/tags/rel_1/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 6870d 18h /ethmac/tags/rel_1/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 6930d 19h /ethmac/tags/rel_1/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 6980d 20h /ethmac/tags/rel_1/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6980d 23h /ethmac/tags/rel_1/bench/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
mohor 7005d 17h /ethmac/tags/rel_1/bench/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 7045d 18h /ethmac/tags/rel_1/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.