OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1/] [rtl/] [verilog/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4112d 06h /ethmac/tags/rel_1/rtl/verilog/
335 New directory structure. root 4169d 12h /ethmac/tags/rel_1/rtl/verilog/
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6590d 05h /ethmac/tags/rel_1/rtl/verilog/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 6590d 05h /ethmac/tags/rel_1/rtl/verilog/
120 Unused files removed. mohor 6590d 06h /ethmac/tags/rel_1/rtl/verilog/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 6590d 06h /ethmac/tags/rel_1/rtl/verilog/
118 ShiftEnded synchronization changed. mohor 6593d 21h /ethmac/tags/rel_1/rtl/verilog/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 6595d 05h /ethmac/tags/rel_1/rtl/verilog/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 6596d 03h /ethmac/tags/rel_1/rtl/verilog/
113 RxPointer bug fixed. mohor 6602d 19h /ethmac/tags/rel_1/rtl/verilog/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 6603d 08h /ethmac/tags/rel_1/rtl/verilog/
111 Master state machine had a bug when switching from master write to
master read.
mohor 6603d 22h /ethmac/tags/rel_1/rtl/verilog/
110 m_wb_cyc_o signal released after every single transfer. mohor 6604d 01h /ethmac/tags/rel_1/rtl/verilog/
109 Comment removed. mohor 6604d 01h /ethmac/tags/rel_1/rtl/verilog/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 6671d 11h /ethmac/tags/rel_1/rtl/verilog/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 6680d 13h /ethmac/tags/rel_1/rtl/verilog/
104 FCS should not be included in NibbleMinFl. mohor 6682d 07h /ethmac/tags/rel_1/rtl/verilog/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 6682d 07h /ethmac/tags/rel_1/rtl/verilog/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 6682d 08h /ethmac/tags/rel_1/rtl/verilog/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 6682d 08h /ethmac/tags/rel_1/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.