OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 115

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7945d 23h /ethmac/tags/rel_11/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7946d 20h /ethmac/tags/rel_11/
113 RxPointer bug fixed. mohor 7953d 12h /ethmac/tags/rel_11/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7954d 02h /ethmac/tags/rel_11/
111 Master state machine had a bug when switching from master write to
master read.
mohor 7954d 15h /ethmac/tags/rel_11/
110 m_wb_cyc_o signal released after every single transfer. mohor 7954d 18h /ethmac/tags/rel_11/
109 Comment removed. mohor 7954d 19h /ethmac/tags/rel_11/
108 Testbench supports unaligned accesses. mohor 8022d 05h /ethmac/tags/rel_11/
107 TX_BUF_BASE changed. mohor 8022d 05h /ethmac/tags/rel_11/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8022d 05h /ethmac/tags/rel_11/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8031d 06h /ethmac/tags/rel_11/
104 FCS should not be included in NibbleMinFl. mohor 8033d 00h /ethmac/tags/rel_11/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8033d 01h /ethmac/tags/rel_11/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8033d 01h /ethmac/tags/rel_11/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8033d 01h /ethmac/tags/rel_11/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8033d 01h /ethmac/tags/rel_11/
99 Document revised. mohor 8040d 00h /ethmac/tags/rel_11/
98 Document revised. mohor 8040d 00h /ethmac/tags/rel_11/
97 Small typo fixed. lampret 8056d 23h /ethmac/tags/rel_11/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8060d 23h /ethmac/tags/rel_11/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8061d 01h /ethmac/tags/rel_11/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8061d 01h /ethmac/tags/rel_11/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8066d 00h /ethmac/tags/rel_11/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8067d 02h /ethmac/tags/rel_11/
91 Comments in Slovene language removed. mohor 8067d 02h /ethmac/tags/rel_11/
90 casex changed with case, fifo reset changed. mohor 8067d 02h /ethmac/tags/rel_11/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8071d 00h /ethmac/tags/rel_11/
88 rx_fifo was not always cleared ok. Fixed. mohor 8076d 23h /ethmac/tags/rel_11/
87 Status was not latched correctly sometimes. Fixed. mohor 8077d 01h /ethmac/tags/rel_11/
86 Big Endian problem when sending frames fixed. mohor 8078d 08h /ethmac/tags/rel_11/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.