URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 150

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
150	Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal was not used OK.	mohor	7903d 21h	/ethmac/tags/rel_11/
149	Signals related to the control frames connected. Debug registers reg1, 2, 3, 4 connected.	mohor	7903d 21h	/ethmac/tags/rel_11/
148	Bug when last byte of destination address was not checked fixed.	mohor	7903d 21h	/ethmac/tags/rel_11/
147	ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to the control frames connected.	mohor	7903d 21h	/ethmac/tags/rel_11/
146	CarrierSenseLost status is not set when working in loopback mode.	mohor	7903d 21h	/ethmac/tags/rel_11/
145	Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL).	mohor	7903d 21h	/ethmac/tags/rel_11/
143	Only values smaller or equal to 0x80 can be written to TX_BD_NUM register. r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.	mohor	7920d 00h	/ethmac/tags/rel_11/
141	Syntax error fixed.	mohor	7922d 17h	/ethmac/tags/rel_11/
140	Syntax error fixed.	mohor	7922d 17h	/ethmac/tags/rel_11/
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	7922d 18h	/ethmac/tags/rel_11/
138	Synchronous reset added.	mohor	7922d 18h	/ethmac/tags/rel_11/
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	7922d 18h	/ethmac/tags/rel_11/
136	Parameter ResetValue changed to capital letters.	mohor	7923d 03h	/ethmac/tags/rel_11/
135	New revision. External DMA removed, TX_BD_NUM changed.	mohor	7924d 19h	/ethmac/tags/rel_11/
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	7924d 20h	/ethmac/tags/rel_11/
133	- Busy signal was not set on time when scan status operation was performed and clock was divided with more than 2. - Nvalid remains valid two more clocks (was previously cleared too soon).	mohor	7924d 21h	/ethmac/tags/rel_11/
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	7924d 21h	/ethmac/tags/rel_11/
131	LinkFail signal was not latching appropriate bit.	mohor	7924d 22h	/ethmac/tags/rel_11/
130	First draft of the Ethernet design document. Not a finished version. Still many things missing.	mohor	7924d 22h	/ethmac/tags/rel_11/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	7924d 23h	/ethmac/tags/rel_11/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7944d 21h	/ethmac/tags/rel_11/
126	InvalidSymbol generation changed.	mohor	7944d 21h	/ethmac/tags/rel_11/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7944d 22h	/ethmac/tags/rel_11/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	7944d 22h	/ethmac/tags/rel_11/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7946d 23h	/ethmac/tags/rel_11/
121	gsr added for use when ETH_XILINX_RAMB4 define is set.	mohor	7946d 23h	/ethmac/tags/rel_11/
120	Unused files removed.	mohor	7947d 00h	/ethmac/tags/rel_11/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7947d 00h	/ethmac/tags/rel_11/
118	ShiftEnded synchronization changed.	mohor	7950d 15h	/ethmac/tags/rel_11/
117	Clock mrx_clk set to 2.5 MHz.	mohor	7951d 02h	/ethmac/tags/rel_11/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 150

Filtering Options