OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 236

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6497d 17h /ethmac/tags/rel_11/
235 rev 4. mohor 6498d 07h /ethmac/tags/rel_11/
234 Figure list assed to the revision 3. mohor 6498d 15h /ethmac/tags/rel_11/
233 Revision 0.3 released. Some figures added. mohor 6498d 16h /ethmac/tags/rel_11/
232 fpga define added. mohor 6503d 11h /ethmac/tags/rel_11/
231 Description of Core Modules added (figure). mohor 6505d 12h /ethmac/tags/rel_11/
229 case changed to casex. mohor 6509d 09h /ethmac/tags/rel_11/
227 Changed BIST scan signals. tadejm 6509d 12h /ethmac/tags/rel_11/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6509d 14h /ethmac/tags/rel_11/
225 Some minor changes. tadejm 6509d 14h /ethmac/tags/rel_11/
224 Signals for a wave window in Modelsim. tadejm 6509d 15h /ethmac/tags/rel_11/
223 Some code changed due to bug fixes. tadejm 6509d 16h /ethmac/tags/rel_11/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6513d 13h /ethmac/tags/rel_11/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6516d 14h /ethmac/tags/rel_11/
218 Typo error fixed. (When using Bist) mohor 6516d 16h /ethmac/tags/rel_11/
217 Bist supported. mohor 6516d 16h /ethmac/tags/rel_11/
216 Bist signals added. mohor 6516d 16h /ethmac/tags/rel_11/
215 Bist supported. mohor 6516d 17h /ethmac/tags/rel_11/
214 Signals for WISHBONE B3 compliant interface added. mohor 6517d 13h /ethmac/tags/rel_11/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6517d 13h /ethmac/tags/rel_11/
212 Minor $display change. mohor 6517d 13h /ethmac/tags/rel_11/
211 Bist added. mohor 6517d 13h /ethmac/tags/rel_11/
210 BIST added. mohor 6517d 13h /ethmac/tags/rel_11/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6518d 16h /ethmac/tags/rel_11/
208 Virtual Silicon RAMs moved to lib directory tadej 6534d 10h /ethmac/tags/rel_11/
207 Virtual Silicon RAM support fixed tadej 6534d 10h /ethmac/tags/rel_11/
206 Virtual Silicon RAM added to the simulation. mohor 6534d 10h /ethmac/tags/rel_11/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 6534d 11h /ethmac/tags/rel_11/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 6534d 11h /ethmac/tags/rel_11/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6534d 11h /ethmac/tags/rel_11/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.