OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] [rtl/] - Rev 143

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 6437d 10h /ethmac/tags/rel_11/rtl/
141 Syntax error fixed. mohor 6440d 03h /ethmac/tags/rel_11/rtl/
140 Syntax error fixed. mohor 6440d 03h /ethmac/tags/rel_11/rtl/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 6440d 03h /ethmac/tags/rel_11/rtl/
138 Synchronous reset added. mohor 6440d 03h /ethmac/tags/rel_11/rtl/
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 6440d 03h /ethmac/tags/rel_11/rtl/
136 Parameter ResetValue changed to capital letters. mohor 6440d 13h /ethmac/tags/rel_11/rtl/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 6442d 06h /ethmac/tags/rel_11/rtl/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 6442d 07h /ethmac/tags/rel_11/rtl/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 6442d 07h /ethmac/tags/rel_11/rtl/
131 LinkFail signal was not latching appropriate bit. mohor 6442d 07h /ethmac/tags/rel_11/rtl/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 6442d 08h /ethmac/tags/rel_11/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 6462d 07h /ethmac/tags/rel_11/rtl/
126 InvalidSymbol generation changed. mohor 6462d 07h /ethmac/tags/rel_11/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 6462d 07h /ethmac/tags/rel_11/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 6464d 09h /ethmac/tags/rel_11/rtl/
120 Unused files removed. mohor 6464d 10h /ethmac/tags/rel_11/rtl/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 6464d 10h /ethmac/tags/rel_11/rtl/
118 ShiftEnded synchronization changed. mohor 6468d 01h /ethmac/tags/rel_11/rtl/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 6469d 09h /ethmac/tags/rel_11/rtl/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 6470d 07h /ethmac/tags/rel_11/rtl/
113 RxPointer bug fixed. mohor 6476d 23h /ethmac/tags/rel_11/rtl/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 6477d 12h /ethmac/tags/rel_11/rtl/
111 Master state machine had a bug when switching from master write to
master read.
mohor 6478d 02h /ethmac/tags/rel_11/rtl/
110 m_wb_cyc_o signal released after every single transfer. mohor 6478d 05h /ethmac/tags/rel_11/rtl/
109 Comment removed. mohor 6478d 05h /ethmac/tags/rel_11/rtl/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 6545d 15h /ethmac/tags/rel_11/rtl/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 6554d 17h /ethmac/tags/rel_11/rtl/
104 FCS should not be included in NibbleMinFl. mohor 6556d 11h /ethmac/tags/rel_11/rtl/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 6556d 11h /ethmac/tags/rel_11/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.