OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 254

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
254 Temp version. mohor 6175d 17h /ethmac/tags/rel_12/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6175d 19h /ethmac/tags/rel_12/
252 Just some updates. tadejm 6175d 20h /ethmac/tags/rel_12/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6175d 20h /ethmac/tags/rel_12/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6175d 20h /ethmac/tags/rel_12/
248 wb_rst_i is used for MIIM reset. mohor 6176d 20h /ethmac/tags/rel_12/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6179d 23h /ethmac/tags/rel_12/
245 Rev 1.7. mohor 6180d 17h /ethmac/tags/rel_12/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6180d 19h /ethmac/tags/rel_12/
243 Late collision is not reported any more. tadejm 6181d 00h /ethmac/tags/rel_12/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6181d 15h /ethmac/tags/rel_12/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6181d 15h /ethmac/tags/rel_12/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6181d 15h /ethmac/tags/rel_12/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6181d 15h /ethmac/tags/rel_12/
238 Defines fixed to use generic RAM by default. mohor 6193d 19h /ethmac/tags/rel_12/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6196d 01h /ethmac/tags/rel_12/
235 rev 4. mohor 6196d 15h /ethmac/tags/rel_12/
234 Figure list assed to the revision 3. mohor 6196d 23h /ethmac/tags/rel_12/
233 Revision 0.3 released. Some figures added. mohor 6197d 00h /ethmac/tags/rel_12/
232 fpga define added. mohor 6201d 19h /ethmac/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.