OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 255

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
232 fpga define added. mohor 7149d 09h /ethmac/tags/rel_12/
231 Description of Core Modules added (figure). mohor 7151d 10h /ethmac/tags/rel_12/
229 case changed to casex. mohor 7155d 07h /ethmac/tags/rel_12/
227 Changed BIST scan signals. tadejm 7155d 11h /ethmac/tags/rel_12/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7155d 12h /ethmac/tags/rel_12/
225 Some minor changes. tadejm 7155d 12h /ethmac/tags/rel_12/
224 Signals for a wave window in Modelsim. tadejm 7155d 14h /ethmac/tags/rel_12/
223 Some code changed due to bug fixes. tadejm 7155d 14h /ethmac/tags/rel_12/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7159d 12h /ethmac/tags/rel_12/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7162d 12h /ethmac/tags/rel_12/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.