OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 335

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
335 New directory structure. root 4037d 22h /ethmac/tags/rel_12/
258 This commit was manufactured by cvs2svn to create tag 'rel_12'. 6338d 08h /ethmac/tags/rel_12/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6338d 08h /ethmac/tags/rel_12/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6338d 08h /ethmac/tags/rel_12/
255 TPauseRq synchronized to tx_clk. mohor 6338d 08h /ethmac/tags/rel_12/
254 Temp version. mohor 6339d 12h /ethmac/tags/rel_12/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6339d 14h /ethmac/tags/rel_12/
252 Just some updates. tadejm 6339d 15h /ethmac/tags/rel_12/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6339d 15h /ethmac/tags/rel_12/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6339d 15h /ethmac/tags/rel_12/
248 wb_rst_i is used for MIIM reset. mohor 6340d 15h /ethmac/tags/rel_12/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6343d 18h /ethmac/tags/rel_12/
245 Rev 1.7. mohor 6344d 12h /ethmac/tags/rel_12/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6344d 14h /ethmac/tags/rel_12/
243 Late collision is not reported any more. tadejm 6344d 19h /ethmac/tags/rel_12/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6345d 10h /ethmac/tags/rel_12/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6345d 10h /ethmac/tags/rel_12/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6345d 10h /ethmac/tags/rel_12/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6345d 10h /ethmac/tags/rel_12/
238 Defines fixed to use generic RAM by default. mohor 6357d 14h /ethmac/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.