OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] [rtl/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4805d 04h /ethmac/tags/rel_12/rtl/
335 New directory structure. root 4862d 09h /ethmac/tags/rel_12/rtl/
258 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7162d 19h /ethmac/tags/rel_12/rtl/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7162d 19h /ethmac/tags/rel_12/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7162d 19h /ethmac/tags/rel_12/rtl/
255 TPauseRq synchronized to tx_clk. mohor 7162d 19h /ethmac/tags/rel_12/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7164d 01h /ethmac/tags/rel_12/rtl/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7164d 01h /ethmac/tags/rel_12/rtl/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7164d 01h /ethmac/tags/rel_12/rtl/
248 wb_rst_i is used for MIIM reset. mohor 7165d 01h /ethmac/tags/rel_12/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7168d 04h /ethmac/tags/rel_12/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7169d 00h /ethmac/tags/rel_12/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7169d 20h /ethmac/tags/rel_12/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7169d 20h /ethmac/tags/rel_12/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7169d 20h /ethmac/tags/rel_12/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7169d 20h /ethmac/tags/rel_12/rtl/
238 Defines fixed to use generic RAM by default. mohor 7182d 01h /ethmac/tags/rel_12/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7184d 06h /ethmac/tags/rel_12/rtl/
232 fpga define added. mohor 7190d 00h /ethmac/tags/rel_12/rtl/
229 case changed to casex. mohor 7195d 22h /ethmac/tags/rel_12/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.