Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] [rtl/] [verilog/] - Rev 338


Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4086d 15h /ethmac/tags/rel_12/rtl/verilog/
335 New directory structure. root 4143d 20h /ethmac/tags/rel_12/rtl/verilog/
258 This commit was manufactured by cvs2svn to create tag 'rel_12'. 6444d 06h /ethmac/tags/rel_12/rtl/verilog/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6444d 06h /ethmac/tags/rel_12/rtl/verilog/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6444d 06h /ethmac/tags/rel_12/rtl/verilog/
255 TPauseRq synchronized to tx_clk. mohor 6444d 06h /ethmac/tags/rel_12/rtl/verilog/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6445d 12h /ethmac/tags/rel_12/rtl/verilog/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6445d 12h /ethmac/tags/rel_12/rtl/verilog/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6445d 12h /ethmac/tags/rel_12/rtl/verilog/
248 wb_rst_i is used for MIIM reset. mohor 6446d 12h /ethmac/tags/rel_12/rtl/verilog/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6449d 15h /ethmac/tags/rel_12/rtl/verilog/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6450d 11h /ethmac/tags/rel_12/rtl/verilog/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6451d 07h /ethmac/tags/rel_12/rtl/verilog/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6451d 07h /ethmac/tags/rel_12/rtl/verilog/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6451d 07h /ethmac/tags/rel_12/rtl/verilog/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6451d 08h /ethmac/tags/rel_12/rtl/verilog/
238 Defines fixed to use generic RAM by default. mohor 6463d 12h /ethmac/tags/rel_12/rtl/verilog/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6465d 17h /ethmac/tags/rel_12/rtl/verilog/
232 fpga define added. mohor 6471d 11h /ethmac/tags/rel_12/rtl/verilog/
229 case changed to casex. mohor 6477d 09h /ethmac/tags/rel_12/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.