OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] - Rev 350

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4642d 08h /ethmac/tags/rel_13/
335 New directory structure. root 4699d 14h /ethmac/tags/rel_13/
265 This commit was manufactured by cvs2svn to create tag 'rel_13'. 6998d 10h /ethmac/tags/rel_13/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 6998d 10h /ethmac/tags/rel_13/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 6998d 21h /ethmac/tags/rel_13/
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.
mohor 6998d 22h /ethmac/tags/rel_13/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 6998d 22h /ethmac/tags/rel_13/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 6999d 10h /ethmac/tags/rel_13/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 6999d 23h /ethmac/tags/rel_13/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6999d 23h /ethmac/tags/rel_13/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6999d 23h /ethmac/tags/rel_13/
255 TPauseRq synchronized to tx_clk. mohor 7000d 00h /ethmac/tags/rel_13/
254 Temp version. mohor 7001d 03h /ethmac/tags/rel_13/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7001d 05h /ethmac/tags/rel_13/
252 Just some updates. tadejm 7001d 06h /ethmac/tags/rel_13/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7001d 06h /ethmac/tags/rel_13/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7001d 06h /ethmac/tags/rel_13/
248 wb_rst_i is used for MIIM reset. mohor 7002d 06h /ethmac/tags/rel_13/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7005d 09h /ethmac/tags/rel_13/
245 Rev 1.7. mohor 7006d 03h /ethmac/tags/rel_13/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.