Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] [rtl/] - Rev 338


Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4810d 03h /ethmac/tags/rel_13/rtl/
335 New directory structure. root 4867d 08h /ethmac/tags/rel_13/rtl/
265 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7166d 05h /ethmac/tags/rel_13/rtl/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7166d 05h /ethmac/tags/rel_13/rtl/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
mohor 7166d 17h /ethmac/tags/rel_13/rtl/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7167d 18h /ethmac/tags/rel_13/rtl/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7167d 18h /ethmac/tags/rel_13/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7167d 18h /ethmac/tags/rel_13/rtl/
255 TPauseRq synchronized to tx_clk. mohor 7167d 18h /ethmac/tags/rel_13/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7169d 00h /ethmac/tags/rel_13/rtl/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7169d 01h /ethmac/tags/rel_13/rtl/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7169d 01h /ethmac/tags/rel_13/rtl/
248 wb_rst_i is used for MIIM reset. mohor 7170d 01h /ethmac/tags/rel_13/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7173d 04h /ethmac/tags/rel_13/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7174d 00h /ethmac/tags/rel_13/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7174d 20h /ethmac/tags/rel_13/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7174d 20h /ethmac/tags/rel_13/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7174d 20h /ethmac/tags/rel_13/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7174d 20h /ethmac/tags/rel_13/rtl/
238 Defines fixed to use generic RAM by default. mohor 7187d 00h /ethmac/tags/rel_13/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.