URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] [rtl] - Rev 241

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
241	StartIdle state changed (not important the size of the packet). StartData1 activates only while ByteCnt is smaller than the MaxFrame.	tadejm	7833d 11h	/ethmac/tags/rel_13/rtl
240	All modules are reset with wb_rst instead of the r_Rst. Exception is MII module.	tadejm	7833d 11h	/ethmac/tags/rel_13/rtl
239	RxError is not generated when small frame reception is enabled and small frames are received.	tadejm	7833d 11h	/ethmac/tags/rel_13/rtl
238	Defines fixed to use generic RAM by default.	mohor	7845d 15h	/ethmac/tags/rel_13/rtl
236	State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery.	mohor	7847d 21h	/ethmac/tags/rel_13/rtl
232	fpga define added.	mohor	7853d 15h	/ethmac/tags/rel_13/rtl
229	case changed to casex.	mohor	7859d 13h	/ethmac/tags/rel_13/rtl
227	Changed BIST scan signals.	tadejm	7859d 17h	/ethmac/tags/rel_13/rtl
226	Igor added WB burst support and repaired BUG when handling TX under-run and retry.	tadejm	7859d 18h	/ethmac/tags/rel_13/rtl
221	TxStatus is written after last access to the TX fifo is finished (in case of abort or retry). TxDone is fixed.	mohor	7863d 18h	/ethmac/tags/rel_13/rtl
219	txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file, TxDone and TxRetry are generated after the current WISHBONE access is finished.	mohor	7866d 18h	/ethmac/tags/rel_13/rtl
218	Typo error fixed. (When using Bist)	mohor	7866d 20h	/ethmac/tags/rel_13/rtl
214	Signals for WISHBONE B3 compliant interface added.	mohor	7867d 17h	/ethmac/tags/rel_13/rtl
213	Defines changed to have ETH_ prolog. ETH_WISHBONE_B# define added.	mohor	7867d 17h	/ethmac/tags/rel_13/rtl
212	Minor $display change.	mohor	7867d 17h	/ethmac/tags/rel_13/rtl
211	Bist added.	mohor	7867d 17h	/ethmac/tags/rel_13/rtl
210	BIST added.	mohor	7867d 17h	/ethmac/tags/rel_13/rtl
204	ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation).	mohor	7884d 15h	/ethmac/tags/rel_13/rtl
203	Virtual Silicon RAM might be used in the ASIC implementation of the ethernet core.	mohor	7884d 15h	/ethmac/tags/rel_13/rtl
202	CsMiss added. When address between 0x800 and 0xfff is accessed within Ethernet Core, error acknowledge is generated.	mohor	7887d 16h	/ethmac/tags/rel_13/rtl

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] [rtl] - Rev 241

Filtering Options