Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] - Rev 219


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
mohor 7539d 09h /ethmac/tags/rel_14/
218 Typo error fixed. (When using Bist) mohor 7539d 11h /ethmac/tags/rel_14/
217 Bist supported. mohor 7539d 11h /ethmac/tags/rel_14/
216 Bist signals added. mohor 7539d 11h /ethmac/tags/rel_14/
215 Bist supported. mohor 7539d 12h /ethmac/tags/rel_14/
214 Signals for WISHBONE B3 compliant interface added. mohor 7540d 07h /ethmac/tags/rel_14/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7540d 07h /ethmac/tags/rel_14/
212 Minor $display change. mohor 7540d 08h /ethmac/tags/rel_14/
211 Bist added. mohor 7540d 08h /ethmac/tags/rel_14/
210 BIST added. mohor 7540d 08h /ethmac/tags/rel_14/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7541d 11h /ethmac/tags/rel_14/
208 Virtual Silicon RAMs moved to lib directory tadej 7557d 05h /ethmac/tags/rel_14/
207 Virtual Silicon RAM support fixed tadej 7557d 05h /ethmac/tags/rel_14/
206 Virtual Silicon RAM added to the simulation. mohor 7557d 05h /ethmac/tags/rel_14/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7557d 06h /ethmac/tags/rel_14/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7557d 06h /ethmac/tags/rel_14/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
mohor 7557d 06h /ethmac/tags/rel_14/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7560d 07h /ethmac/tags/rel_14/
201 Core size added to the document. mohor 7560d 08h /ethmac/tags/rel_14/
200 File with lower case checked in instead. mohor 7560d 08h /ethmac/tags/rel_14/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.