OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6306d 00h /ethmac/tags/rel_14/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6306d 00h /ethmac/tags/rel_14/
248 wb_rst_i is used for MIIM reset. mohor 6307d 00h /ethmac/tags/rel_14/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6310d 03h /ethmac/tags/rel_14/
245 Rev 1.7. mohor 6310d 21h /ethmac/tags/rel_14/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6310d 23h /ethmac/tags/rel_14/
243 Late collision is not reported any more. tadejm 6311d 05h /ethmac/tags/rel_14/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6311d 19h /ethmac/tags/rel_14/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6311d 19h /ethmac/tags/rel_14/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6311d 19h /ethmac/tags/rel_14/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.