OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] [eth_registers.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4191d 02h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
335 New directory structure. root 4248d 07h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
271 This commit was manufactured by cvs2svn to create tag 'rel_14'. 6487d 05h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 6547d 15h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6549d 23h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6554d 23h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
164 Ethernet debug registers removed. mohor 6620d 07h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 6625d 22h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 6642d 01h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
141 Syntax error fixed. mohor 6644d 19h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
140 Syntax error fixed. mohor 6644d 19h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 6644d 19h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 6646d 23h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 6761d 03h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
74 Reset values are passed to registers through parameters mohor 6816d 01h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
69 Define missmatch fixed. mohor 6825d 04h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
68 Registered trimmed. Unused registers removed. mohor 6826d 03h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
56 File format fixed a bit. mohor 6827d 06h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 6827d 21h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v
46 HASH0 and HASH1 registers added. mohor 6830d 00h /ethmac/tags/rel_14/rtl/verilog/eth_registers.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.