URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] [eth_top.v] - Rev 338

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
338		root	5462d 19h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
335	New directory structure.	root	5520d 00h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
271	This commit was manufactured by cvs2svn to create tag 'rel_14'.		7758d 22h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7758d 22h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
261	Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort synchronized.	mohor	7819d 09h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
255	TPauseRq synchronized to tx_clk.	mohor	7820d 10h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
253	r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead.	mohor	7821d 16h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
250	AddressMiss status is connecting to the Rx BD. AddressMiss is identifying that a frame was received because of the promiscous mode.	mohor	7821d 17h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
248	wb_rst_i is used for MIIM reset.	mohor	7822d 17h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
244	r_Rst signal does not reset any module any more and is removed from the design.	mohor	7826d 16h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
240	All modules are reset with wb_rst instead of the r_Rst. Exception is MII module.	tadejm	7827d 12h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
227	Changed BIST scan signals.	tadejm	7853d 17h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
218	Typo error fixed. (When using Bist)	mohor	7860d 21h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
214	Signals for WISHBONE B3 compliant interface added.	mohor	7861d 18h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
210	BIST added.	mohor	7861d 18h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
202	CsMiss added. When address between 0x800 and 0xfff is accessed within Ethernet Core, error acknowledge is generated.	mohor	7881d 17h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
168	CarrierSenseLost bug fixed when operating in full duplex mode.	mohor	7889d 20h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
164	Ethernet debug registers removed.	mohor	7892d 00h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
161	Error acknowledge is generated when accessing BDs and RST bit in the MODER register (r_Rst) is set.	mohor	7892d 21h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v
149	Signals related to the control frames connected. Debug registers reg1, 2, 3, 4 connected.	mohor	7897d 16h	/ethmac/tags/rel_14/rtl/verilog/eth_top.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] [eth_top.v] - Rev 338

Filtering Options