OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] [eth_top.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5466d 20h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
335 New directory structure. root 5524d 02h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
271 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7763d 00h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.		 mohor 7763d 00h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7823d 10h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
255 TPauseRq synchronized to tx_clk. mohor 7824d 12h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7825d 17h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7825d 18h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
248 wb_rst_i is used for MIIM reset. mohor 7826d 18h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7830d 17h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7831d 13h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
227 Changed BIST scan signals. tadejm 7857d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
218 Typo error fixed. (When using Bist) mohor 7864d 22h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
214 Signals for WISHBONE B3 compliant interface added. mohor 7865d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
210 BIST added. mohor 7865d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7885d 18h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7893d 21h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
164 Ethernet debug registers removed. mohor 7896d 01h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7896d 23h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.		 mohor 7901d 17h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7942d 17h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7950d 17h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8026d 01h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8036d 21h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8064d 22h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
80 Small fixes for external/internal DMA missmatches. mohor 8091d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
76 Interrupts changed in the top file mohor 8091d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
70 Small fixes. mohor 8100d 01h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
68 Registered trimmed. Unused registers removed. mohor 8101d 22h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8101d 23h /ethmac/tags/rel_14/rtl/verilog/eth_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.