OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] [eth_top.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7938d 11h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7946d 11h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8021d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8032d 15h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8060d 16h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
80 Small fixes for external/internal DMA missmatches. mohor 8087d 12h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
76 Interrupts changed in the top file mohor 8087d 13h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
70 Small fixes. mohor 8095d 19h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
68 Registered trimmed. Unused registers removed. mohor 8097d 15h /ethmac/tags/rel_14/rtl/verilog/eth_top.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8097d 16h /ethmac/tags/rel_14/rtl/verilog/eth_top.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.