OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [bench/] - Rev 188

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 Small fixes for external/internal DMA missmatches. mohor 7522d 10h /ethmac/tags/rel_15/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 7532d 14h /ethmac/tags/rel_15/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 7532d 20h /ethmac/tags/rel_15/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 7534d 07h /ethmac/tags/rel_15/bench/
49 HASH0 and HASH1 register read/write added. mohor 7536d 07h /ethmac/tags/rel_15/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 7542d 13h /ethmac/tags/rel_15/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7602d 15h /ethmac/tags/rel_15/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 7652d 16h /ethmac/tags/rel_15/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 7652d 18h /ethmac/tags/rel_15/bench/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 7677d 12h /ethmac/tags/rel_15/bench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.