OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [rtl/] - Rev 246

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7206d 20h /ethmac/tags/rel_15/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7207d 16h /ethmac/tags/rel_15/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7208d 12h /ethmac/tags/rel_15/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7208d 12h /ethmac/tags/rel_15/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7208d 12h /ethmac/tags/rel_15/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7208d 12h /ethmac/tags/rel_15/rtl/
238 Defines fixed to use generic RAM by default. mohor 7220d 16h /ethmac/tags/rel_15/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7222d 21h /ethmac/tags/rel_15/rtl/
232 fpga define added. mohor 7228d 15h /ethmac/tags/rel_15/rtl/
229 case changed to casex. mohor 7234d 13h /ethmac/tags/rel_15/rtl/
227 Changed BIST scan signals. tadejm 7234d 17h /ethmac/tags/rel_15/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7234d 18h /ethmac/tags/rel_15/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7238d 18h /ethmac/tags/rel_15/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7241d 19h /ethmac/tags/rel_15/rtl/
218 Typo error fixed. (When using Bist) mohor 7241d 21h /ethmac/tags/rel_15/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7242d 17h /ethmac/tags/rel_15/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7242d 17h /ethmac/tags/rel_15/rtl/
212 Minor $display change. mohor 7242d 17h /ethmac/tags/rel_15/rtl/
211 Bist added. mohor 7242d 18h /ethmac/tags/rel_15/rtl/
210 BIST added. mohor 7242d 18h /ethmac/tags/rel_15/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.