OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [rtl/] - Rev 261

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7853d 14h /ethmac/tags/rel_15/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7857d 14h /ethmac/tags/rel_15/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7860d 15h /ethmac/tags/rel_15/rtl/
218 Typo error fixed. (When using Bist) mohor 7860d 17h /ethmac/tags/rel_15/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7861d 13h /ethmac/tags/rel_15/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7861d 13h /ethmac/tags/rel_15/rtl/
212 Minor $display change. mohor 7861d 13h /ethmac/tags/rel_15/rtl/
211 Bist added. mohor 7861d 14h /ethmac/tags/rel_15/rtl/
210 BIST added. mohor 7861d 14h /ethmac/tags/rel_15/rtl/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7878d 12h /ethmac/tags/rel_15/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.