Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_16/] [bench/] - Rev 189


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7375d 19h /ethmac/tags/rel_16/bench/
188 PHY changed. tadej 7376d 15h /ethmac/tags/rel_16/bench/
182 Full duplex test improved. tadej 7377d 18h /ethmac/tags/rel_16/bench/
181 MIIM test look better. mohor 7377d 20h /ethmac/tags/rel_16/bench/
180 Bench outputs data to display every 128 bytes. mohor 7380d 16h /ethmac/tags/rel_16/bench/
179 Beautiful tests merget together mohor 7380d 17h /ethmac/tags/rel_16/bench/
178 Rearanged testcases mohor 7380d 17h /ethmac/tags/rel_16/bench/
177 Bug in MIIM fixed. mohor 7380d 21h /ethmac/tags/rel_16/bench/
170 Headers changed. mohor 7380d 23h /ethmac/tags/rel_16/bench/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7380d 23h /ethmac/tags/rel_16/bench/
158 Typo fixed. mohor 7385d 19h /ethmac/tags/rel_16/bench/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7388d 00h /ethmac/tags/rel_16/bench/
156 Valid testbench. mohor 7388d 00h /ethmac/tags/rel_16/bench/
155 Minor changes. mohor 7388d 00h /ethmac/tags/rel_16/bench/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7430d 18h /ethmac/tags/rel_16/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7432d 19h /ethmac/tags/rel_16/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 7436d 21h /ethmac/tags/rel_16/bench/
116 Testing environment also includes traffic cop, memory interface and host
mohor 7436d 21h /ethmac/tags/rel_16/bench/
108 Testbench supports unaligned accesses. mohor 7514d 01h /ethmac/tags/rel_16/bench/
107 TX_BUF_BASE changed. mohor 7514d 01h /ethmac/tags/rel_16/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.