OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_16/] [bench/] [verilog/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5463d 04h /ethmac/tags/rel_16/bench/verilog/
335 New directory structure. root 5520d 09h /ethmac/tags/rel_16/bench/verilog/
282 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7749d 03h /ethmac/tags/rel_16/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7749d 03h /ethmac/tags/rel_16/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7750d 06h /ethmac/tags/rel_16/bench/verilog/
274 Backup version. Not fully working. tadejm 7757d 23h /ethmac/tags/rel_16/bench/verilog/
267 Full duplex control frames tested. mohor 7814d 03h /ethmac/tags/rel_16/bench/verilog/
266 Flow control test almost finished. mohor 7819d 02h /ethmac/tags/rel_16/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7819d 17h /ethmac/tags/rel_16/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7820d 05h /ethmac/tags/rel_16/bench/verilog/
254 Temp version. mohor 7821d 23h /ethmac/tags/rel_16/bench/verilog/
252 Just some updates. tadejm 7822d 01h /ethmac/tags/rel_16/bench/verilog/
243 Late collision is not reported any more. tadejm 7827d 06h /ethmac/tags/rel_16/bench/verilog/
227 Changed BIST scan signals. tadejm 7854d 02h /ethmac/tags/rel_16/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7854d 05h /ethmac/tags/rel_16/bench/verilog/
216 Bist signals added. mohor 7861d 06h /ethmac/tags/rel_16/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7863d 06h /ethmac/tags/rel_16/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7882d 05h /ethmac/tags/rel_16/bench/verilog/
192 Some additional reports added tadej 7884d 01h /ethmac/tags/rel_16/bench/verilog/
191 Bug repaired in eth_phy device tadej 7884d 01h /ethmac/tags/rel_16/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.