OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] - Rev 250

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6831d 01h /ethmac/tags/rel_17/
248 wb_rst_i is used for MIIM reset. mohor 6832d 01h /ethmac/tags/rel_17/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6835d 05h /ethmac/tags/rel_17/
245 Rev 1.7. mohor 6835d 22h /ethmac/tags/rel_17/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6836d 00h /ethmac/tags/rel_17/
243 Late collision is not reported any more. tadejm 6836d 06h /ethmac/tags/rel_17/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6836d 21h /ethmac/tags/rel_17/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6836d 21h /ethmac/tags/rel_17/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6836d 21h /ethmac/tags/rel_17/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6836d 21h /ethmac/tags/rel_17/
238 Defines fixed to use generic RAM by default. mohor 6849d 01h /ethmac/tags/rel_17/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6851d 06h /ethmac/tags/rel_17/
235 rev 4. mohor 6851d 21h /ethmac/tags/rel_17/
234 Figure list assed to the revision 3. mohor 6852d 05h /ethmac/tags/rel_17/
233 Revision 0.3 released. Some figures added. mohor 6852d 05h /ethmac/tags/rel_17/
232 fpga define added. mohor 6857d 00h /ethmac/tags/rel_17/
231 Description of Core Modules added (figure). mohor 6859d 01h /ethmac/tags/rel_17/
229 case changed to casex. mohor 6862d 22h /ethmac/tags/rel_17/
227 Changed BIST scan signals. tadejm 6863d 02h /ethmac/tags/rel_17/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6863d 03h /ethmac/tags/rel_17/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.