OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] - Rev 275

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 Defines fixed to use generic RAM by default. mohor 6600d 20h /ethmac/tags/rel_17/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6603d 02h /ethmac/tags/rel_17/rtl/
232 fpga define added. mohor 6608d 20h /ethmac/tags/rel_17/rtl/
229 case changed to casex. mohor 6614d 18h /ethmac/tags/rel_17/rtl/
227 Changed BIST scan signals. tadejm 6614d 22h /ethmac/tags/rel_17/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6614d 23h /ethmac/tags/rel_17/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6618d 23h /ethmac/tags/rel_17/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6621d 23h /ethmac/tags/rel_17/rtl/
218 Typo error fixed. (When using Bist) mohor 6622d 01h /ethmac/tags/rel_17/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 6622d 22h /ethmac/tags/rel_17/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.