OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] [verilog/] - Rev 250

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7800d 15h /ethmac/tags/rel_17/rtl/verilog/
248 wb_rst_i is used for MIIM reset. mohor 7801d 15h /ethmac/tags/rel_17/rtl/verilog/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7804d 18h /ethmac/tags/rel_17/rtl/verilog/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7805d 14h /ethmac/tags/rel_17/rtl/verilog/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7806d 10h /ethmac/tags/rel_17/rtl/verilog/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7806d 10h /ethmac/tags/rel_17/rtl/verilog/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7806d 10h /ethmac/tags/rel_17/rtl/verilog/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7806d 10h /ethmac/tags/rel_17/rtl/verilog/
238 Defines fixed to use generic RAM by default. mohor 7818d 14h /ethmac/tags/rel_17/rtl/verilog/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7820d 19h /ethmac/tags/rel_17/rtl/verilog/
232 fpga define added. mohor 7826d 13h /ethmac/tags/rel_17/rtl/verilog/
229 case changed to casex. mohor 7832d 11h /ethmac/tags/rel_17/rtl/verilog/
227 Changed BIST scan signals. tadejm 7832d 15h /ethmac/tags/rel_17/rtl/verilog/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7832d 17h /ethmac/tags/rel_17/rtl/verilog/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7836d 16h /ethmac/tags/rel_17/rtl/verilog/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7839d 17h /ethmac/tags/rel_17/rtl/verilog/
218 Typo error fixed. (When using Bist) mohor 7839d 19h /ethmac/tags/rel_17/rtl/verilog/
214 Signals for WISHBONE B3 compliant interface added. mohor 7840d 15h /ethmac/tags/rel_17/rtl/verilog/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7840d 15h /ethmac/tags/rel_17/rtl/verilog/
212 Minor $display change. mohor 7840d 16h /ethmac/tags/rel_17/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.