OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_18/] - Rev 261

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7823d 19h /ethmac/tags/rel_18/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7824d 07h /ethmac/tags/rel_18/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7824d 20h /ethmac/tags/rel_18/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7824d 20h /ethmac/tags/rel_18/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7824d 20h /ethmac/tags/rel_18/
255 TPauseRq synchronized to tx_clk. mohor 7824d 20h /ethmac/tags/rel_18/
254 Temp version. mohor 7826d 00h /ethmac/tags/rel_18/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7826d 02h /ethmac/tags/rel_18/
252 Just some updates. tadejm 7826d 03h /ethmac/tags/rel_18/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7826d 03h /ethmac/tags/rel_18/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7826d 03h /ethmac/tags/rel_18/
248 wb_rst_i is used for MIIM reset. mohor 7827d 03h /ethmac/tags/rel_18/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7830d 06h /ethmac/tags/rel_18/
245 Rev 1.7. mohor 7831d 00h /ethmac/tags/rel_18/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7831d 02h /ethmac/tags/rel_18/
243 Late collision is not reported any more. tadejm 7831d 07h /ethmac/tags/rel_18/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7831d 22h /ethmac/tags/rel_18/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7831d 22h /ethmac/tags/rel_18/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7831d 22h /ethmac/tags/rel_18/
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7831d 22h /ethmac/tags/rel_18/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.