OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_18/] [bench/] - Rev 216

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
216 Bist signals added. mohor 6389d 11h /ethmac/tags/rel_18/bench/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6391d 11h /ethmac/tags/rel_18/bench/
194 Full duplex tests modified and testbench bug repaired. tadej 6410d 10h /ethmac/tags/rel_18/bench/
192 Some additional reports added tadej 6412d 07h /ethmac/tags/rel_18/bench/
191 Bug repaired in eth_phy device tadej 6412d 07h /ethmac/tags/rel_18/bench/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6412d 08h /ethmac/tags/rel_18/bench/
188 PHY changed. tadej 6413d 04h /ethmac/tags/rel_18/bench/
182 Full duplex test improved. tadej 6414d 07h /ethmac/tags/rel_18/bench/
181 MIIM test look better. mohor 6414d 09h /ethmac/tags/rel_18/bench/
180 Bench outputs data to display every 128 bytes. mohor 6417d 05h /ethmac/tags/rel_18/bench/
179 Beautiful tests merget together mohor 6417d 06h /ethmac/tags/rel_18/bench/
178 Rearanged testcases mohor 6417d 06h /ethmac/tags/rel_18/bench/
177 Bug in MIIM fixed. mohor 6417d 10h /ethmac/tags/rel_18/bench/
170 Headers changed. mohor 6417d 12h /ethmac/tags/rel_18/bench/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 6417d 13h /ethmac/tags/rel_18/bench/
158 Typo fixed. mohor 6422d 08h /ethmac/tags/rel_18/bench/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 6424d 13h /ethmac/tags/rel_18/bench/
156 Valid testbench. mohor 6424d 14h /ethmac/tags/rel_18/bench/
155 Minor changes. mohor 6424d 14h /ethmac/tags/rel_18/bench/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6467d 07h /ethmac/tags/rel_18/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6469d 08h /ethmac/tags/rel_18/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 6473d 11h /ethmac/tags/rel_18/bench/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6473d 11h /ethmac/tags/rel_18/bench/
108 Testbench supports unaligned accesses. mohor 6550d 14h /ethmac/tags/rel_18/bench/
107 TX_BUF_BASE changed. mohor 6550d 14h /ethmac/tags/rel_18/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 6595d 12h /ethmac/tags/rel_18/bench/
80 Small fixes for external/internal DMA missmatches. mohor 6616d 08h /ethmac/tags/rel_18/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 6626d 11h /ethmac/tags/rel_18/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 6626d 17h /ethmac/tags/rel_18/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 6628d 04h /ethmac/tags/rel_18/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.