OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_19/] [rtl/] [verilog/] [eth_cop.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4112d 15h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v
335 New directory structure. root 4169d 20h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v
296 This commit was manufactured by cvs2svn to create tag 'rel_19'. 6204d 17h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 6265d 18h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v
212 Minor $display change. mohor 6511d 14h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v
160 error acknowledge cycle termination added to display. mohor 6542d 17h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 6568d 13h /ethmac/tags/rel_19/rtl/verilog/eth_cop.v

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.