OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_2/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 3846d 08h /ethmac/tags/rel_2/
335 New directory structure. root 3903d 13h /ethmac/tags/rel_2/
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 6322d 04h /ethmac/tags/rel_2/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 6322d 04h /ethmac/tags/rel_2/
126 InvalidSymbol generation changed. mohor 6322d 05h /ethmac/tags/rel_2/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 6322d 05h /ethmac/tags/rel_2/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6322d 05h /ethmac/tags/rel_2/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 6324d 06h /ethmac/tags/rel_2/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6324d 06h /ethmac/tags/rel_2/
120 Unused files removed. mohor 6324d 07h /ethmac/tags/rel_2/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 6324d 07h /ethmac/tags/rel_2/
118 ShiftEnded synchronization changed. mohor 6327d 22h /ethmac/tags/rel_2/
117 Clock mrx_clk set to 2.5 MHz. mohor 6328d 09h /ethmac/tags/rel_2/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6328d 09h /ethmac/tags/rel_2/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 6329d 07h /ethmac/tags/rel_2/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 6330d 04h /ethmac/tags/rel_2/
113 RxPointer bug fixed. mohor 6336d 20h /ethmac/tags/rel_2/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 6337d 10h /ethmac/tags/rel_2/
111 Master state machine had a bug when switching from master write to
master read.
mohor 6337d 23h /ethmac/tags/rel_2/
110 m_wb_cyc_o signal released after every single transfer. mohor 6338d 02h /ethmac/tags/rel_2/
109 Comment removed. mohor 6338d 03h /ethmac/tags/rel_2/
108 Testbench supports unaligned accesses. mohor 6405d 12h /ethmac/tags/rel_2/
107 TX_BUF_BASE changed. mohor 6405d 12h /ethmac/tags/rel_2/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 6405d 13h /ethmac/tags/rel_2/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 6414d 14h /ethmac/tags/rel_2/
104 FCS should not be included in NibbleMinFl. mohor 6416d 08h /ethmac/tags/rel_2/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 6416d 09h /ethmac/tags/rel_2/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 6416d 09h /ethmac/tags/rel_2/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 6416d 09h /ethmac/tags/rel_2/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 6416d 09h /ethmac/tags/rel_2/

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.