OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_2/] - Rev 97

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 Small typo fixed. lampret 8035d 15h /ethmac/tags/rel_2/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8039d 15h /ethmac/tags/rel_2/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8039d 17h /ethmac/tags/rel_2/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8039d 18h /ethmac/tags/rel_2/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8044d 16h /ethmac/tags/rel_2/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8045d 18h /ethmac/tags/rel_2/
91 Comments in Slovene language removed. mohor 8045d 18h /ethmac/tags/rel_2/
90 casex changed with case, fifo reset changed. mohor 8045d 18h /ethmac/tags/rel_2/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8049d 16h /ethmac/tags/rel_2/
88 rx_fifo was not always cleared ok. Fixed. mohor 8055d 15h /ethmac/tags/rel_2/
87 Status was not latched correctly sometimes. Fixed. mohor 8055d 17h /ethmac/tags/rel_2/
86 Big Endian problem when sending frames fixed. mohor 8057d 00h /ethmac/tags/rel_2/
85 Log info was missing. mohor 8062d 10h /ethmac/tags/rel_2/
84 LinkFail signal was not latching appropriate bit. mohor 8062d 10h /ethmac/tags/rel_2/
83 MAC address recognition was not correct (bytes swaped). mohor 8062d 10h /ethmac/tags/rel_2/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8062d 12h /ethmac/tags/rel_2/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8062d 12h /ethmac/tags/rel_2/
80 Small fixes for external/internal DMA missmatches. mohor 8066d 14h /ethmac/tags/rel_2/
79 RetryCntLatched was unused and removed from design mohor 8066d 15h /ethmac/tags/rel_2/
78 WB_SEL_I was unused and removed from design mohor 8066d 15h /ethmac/tags/rel_2/
77 Interrupts changed mohor 8066d 15h /ethmac/tags/rel_2/
76 Interrupts changed in the top file mohor 8066d 15h /ethmac/tags/rel_2/
75 r_Bro is used for accepting/denying frames mohor 8066d 15h /ethmac/tags/rel_2/
74 Reset values are passed to registers through parameters mohor 8066d 15h /ethmac/tags/rel_2/
73 Number of interrupts changed mohor 8066d 15h /ethmac/tags/rel_2/
72 Retry is not activated when a Tx Underrun occured mohor 8070d 18h /ethmac/tags/rel_2/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8074d 19h /ethmac/tags/rel_2/
70 Small fixes. mohor 8074d 20h /ethmac/tags/rel_2/
69 Define missmatch fixed. mohor 8075d 18h /ethmac/tags/rel_2/
68 Registered trimmed. Unused registers removed. mohor 8076d 17h /ethmac/tags/rel_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.