Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] - Rev 185


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 Directory keeper. mohor 7446d 01h /ethmac/tags/rel_20/
184 Modelsim simulation environment should be ready now. mohor 7446d 01h /ethmac/tags/rel_20/
183 Modelsim environment added. mohor 7446d 02h /ethmac/tags/rel_20/
182 Full duplex test improved. tadej 7447d 02h /ethmac/tags/rel_20/
181 MIIM test look better. mohor 7447d 05h /ethmac/tags/rel_20/
180 Bench outputs data to display every 128 bytes. mohor 7450d 01h /ethmac/tags/rel_20/
179 Beautiful tests merget together mohor 7450d 01h /ethmac/tags/rel_20/
178 Rearanged testcases mohor 7450d 02h /ethmac/tags/rel_20/
177 Bug in MIIM fixed. mohor 7450d 05h /ethmac/tags/rel_20/
176 lists changed to new directory structure mohor 7450d 07h /ethmac/tags/rel_20/
175 Script fixed to new dir structure mohor 7450d 07h /ethmac/tags/rel_20/
174 Directory keeper mohor 7450d 07h /ethmac/tags/rel_20/
173 Keeps the directory mohor 7450d 07h /ethmac/tags/rel_20/
172 NCSIM simulation environment added to cvs mohor 7450d 07h /ethmac/tags/rel_20/
171 NCSIM simulation environment added. mohor 7450d 07h /ethmac/tags/rel_20/
170 Headers changed. mohor 7450d 08h /ethmac/tags/rel_20/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7450d 08h /ethmac/tags/rel_20/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7451d 05h /ethmac/tags/rel_20/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7452d 06h /ethmac/tags/rel_20/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7453d 06h /ethmac/tags/rel_20/
165 HASH improvement needed. mohor 7453d 09h /ethmac/tags/rel_20/
164 Ethernet debug registers removed. mohor 7453d 10h /ethmac/tags/rel_20/
163 Another temporary version. Core is almost finished. Testbench not included,
mohor 7454d 02h /ethmac/tags/rel_20/
162 Another temporary version. Core is almost finished. Testbench not included,
mohor 7454d 02h /ethmac/tags/rel_20/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7454d 07h /ethmac/tags/rel_20/
160 error acknowledge cycle termination added to display. mohor 7454d 07h /ethmac/tags/rel_20/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7455d 04h /ethmac/tags/rel_20/
158 Typo fixed. mohor 7455d 04h /ethmac/tags/rel_20/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7457d 09h /ethmac/tags/rel_20/
156 Valid testbench. mohor 7457d 09h /ethmac/tags/rel_20/

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.