OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] - Rev 209

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 Clock mrx_clk set to 2.5 MHz. mohor 7942d 01h /ethmac/tags/rel_20/bench/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7942d 01h /ethmac/tags/rel_20/bench/
108 Testbench supports unaligned accesses. mohor 8019d 04h /ethmac/tags/rel_20/bench/
107 TX_BUF_BASE changed. mohor 8019d 04h /ethmac/tags/rel_20/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8064d 02h /ethmac/tags/rel_20/bench/
80 Small fixes for external/internal DMA missmatches. mohor 8084d 22h /ethmac/tags/rel_20/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8095d 02h /ethmac/tags/rel_20/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 8095d 07h /ethmac/tags/rel_20/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8096d 19h /ethmac/tags/rel_20/bench/
49 HASH0 and HASH1 register read/write added. mohor 8098d 18h /ethmac/tags/rel_20/bench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.