OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 7630d 05h /ethmac/tags/rel_20/bench/
80 Small fixes for external/internal DMA missmatches. mohor 7651d 01h /ethmac/tags/rel_20/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 7661d 05h /ethmac/tags/rel_20/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 7661d 11h /ethmac/tags/rel_20/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 7662d 22h /ethmac/tags/rel_20/bench/
49 HASH0 and HASH1 register read/write added. mohor 7664d 22h /ethmac/tags/rel_20/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 7671d 04h /ethmac/tags/rel_20/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 7731d 06h /ethmac/tags/rel_20/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 7781d 07h /ethmac/tags/rel_20/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 7781d 10h /ethmac/tags/rel_20/bench/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 7806d 03h /ethmac/tags/rel_20/bench/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 7846d 04h /ethmac/tags/rel_20/bench/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 7855d 04h /ethmac/tags/rel_20/bench/
12 Directory structure changed. Files checked and joind together. mohor 7861d 21h /ethmac/tags/rel_20/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.