OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [rtl/] - Rev 240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7869d 22h /ethmac/tags/rel_20/rtl/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7870d 22h /ethmac/tags/rel_20/rtl/
165 HASH improvement needed. mohor 7871d 01h /ethmac/tags/rel_20/rtl/
164 Ethernet debug registers removed. mohor 7871d 01h /ethmac/tags/rel_20/rtl/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7871d 23h /ethmac/tags/rel_20/rtl/
160 error acknowledge cycle termination added to display. mohor 7871d 23h /ethmac/tags/rel_20/rtl/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7872d 20h /ethmac/tags/rel_20/rtl/
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7876d 17h /ethmac/tags/rel_20/rtl/
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.
mohor 7876d 17h /ethmac/tags/rel_20/rtl/
148 Bug when last byte of destination address was not checked fixed. mohor 7876d 17h /ethmac/tags/rel_20/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.