OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [rtl/] - Rev 280

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
280 Reset has priority in some flipflops. mohor 6405d 11h /ethmac/tags/rel_20/rtl/
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.
mohor 6405d 12h /ethmac/tags/rel_20/rtl/
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 6405d 12h /ethmac/tags/rel_20/rtl/
276 Defer indication changed. tadejm 6405d 12h /ethmac/tags/rel_20/rtl/
275 Fix MTxErr or prevent sending too big frames. mohor 6412d 17h /ethmac/tags/rel_20/rtl/
272 When control packets were received, they were ignored in some cases. tadejm 6413d 12h /ethmac/tags/rel_20/rtl/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 6414d 14h /ethmac/tags/rel_20/rtl/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 6415d 14h /ethmac/tags/rel_20/rtl/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 6474d 12h /ethmac/tags/rel_20/rtl/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 6475d 00h /ethmac/tags/rel_20/rtl/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 6476d 01h /ethmac/tags/rel_20/rtl/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6476d 02h /ethmac/tags/rel_20/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6476d 02h /ethmac/tags/rel_20/rtl/
255 TPauseRq synchronized to tx_clk. mohor 6476d 02h /ethmac/tags/rel_20/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6477d 08h /ethmac/tags/rel_20/rtl/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6477d 08h /ethmac/tags/rel_20/rtl/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6477d 08h /ethmac/tags/rel_20/rtl/
248 wb_rst_i is used for MIIM reset. mohor 6478d 08h /ethmac/tags/rel_20/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6481d 11h /ethmac/tags/rel_20/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6482d 07h /ethmac/tags/rel_20/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.