OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [rtl/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6468d 07h /ethmac/tags/rel_20/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6468d 07h /ethmac/tags/rel_20/rtl/
255 TPauseRq synchronized to tx_clk. mohor 6468d 07h /ethmac/tags/rel_20/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6469d 13h /ethmac/tags/rel_20/rtl/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6469d 14h /ethmac/tags/rel_20/rtl/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6469d 14h /ethmac/tags/rel_20/rtl/
248 wb_rst_i is used for MIIM reset. mohor 6470d 14h /ethmac/tags/rel_20/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6473d 17h /ethmac/tags/rel_20/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6474d 13h /ethmac/tags/rel_20/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6475d 09h /ethmac/tags/rel_20/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.