OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20] - Rev 187

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7891d 04h /ethmac/tags/rel_20
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7892d 04h /ethmac/tags/rel_20
165 HASH improvement needed. mohor 7892d 07h /ethmac/tags/rel_20
164 Ethernet debug registers removed. mohor 7892d 07h /ethmac/tags/rel_20
163 Another temporary version. Core is almost finished. Testbench not included,
yet"
mohor 7892d 23h /ethmac/tags/rel_20
162 Another temporary version. Core is almost finished. Testbench not included,
yet.
mohor 7892d 23h /ethmac/tags/rel_20
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7893d 05h /ethmac/tags/rel_20
160 error acknowledge cycle termination added to display. mohor 7893d 05h /ethmac/tags/rel_20
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7894d 01h /ethmac/tags/rel_20
158 Typo fixed. mohor 7894d 02h /ethmac/tags/rel_20

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.