OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_22/] - Rev 150

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 7939d 09h /ethmac/tags/rel_22/
126 InvalidSymbol generation changed. mohor 7939d 09h /ethmac/tags/rel_22/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7939d 09h /ethmac/tags/rel_22/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7939d 10h /ethmac/tags/rel_22/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7941d 11h /ethmac/tags/rel_22/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7941d 11h /ethmac/tags/rel_22/
120 Unused files removed. mohor 7941d 12h /ethmac/tags/rel_22/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7941d 12h /ethmac/tags/rel_22/
118 ShiftEnded synchronization changed. mohor 7945d 03h /ethmac/tags/rel_22/
117 Clock mrx_clk set to 2.5 MHz. mohor 7945d 13h /ethmac/tags/rel_22/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.