OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] [rtl/] - Rev 226

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7854d 23h /ethmac/tags/rel_24/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7858d 23h /ethmac/tags/rel_24/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7862d 00h /ethmac/tags/rel_24/rtl/
218 Typo error fixed. (When using Bist) mohor 7862d 02h /ethmac/tags/rel_24/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7862d 22h /ethmac/tags/rel_24/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7862d 22h /ethmac/tags/rel_24/rtl/
212 Minor $display change. mohor 7862d 22h /ethmac/tags/rel_24/rtl/
211 Bist added. mohor 7862d 23h /ethmac/tags/rel_24/rtl/
210 BIST added. mohor 7862d 23h /ethmac/tags/rel_24/rtl/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7879d 21h /ethmac/tags/rel_24/rtl/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7879d 21h /ethmac/tags/rel_24/rtl/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7882d 22h /ethmac/tags/rel_24/rtl/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7891d 00h /ethmac/tags/rel_24/rtl/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7892d 01h /ethmac/tags/rel_24/rtl/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7893d 01h /ethmac/tags/rel_24/rtl/
165 HASH improvement needed. mohor 7893d 04h /ethmac/tags/rel_24/rtl/
164 Ethernet debug registers removed. mohor 7893d 05h /ethmac/tags/rel_24/rtl/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7894d 02h /ethmac/tags/rel_24/rtl/
160 error acknowledge cycle termination added to display. mohor 7894d 02h /ethmac/tags/rel_24/rtl/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7894d 23h /ethmac/tags/rel_24/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.