URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] [rtl/] [verilog/] - Rev 358

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
338		root	5459d 14h	/ethmac/tags/rel_24/rtl/verilog/
335	New directory structure.	root	5516d 20h	/ethmac/tags/rel_24/rtl/verilog/
307	This commit was manufactured by cvs2svn to create tag 'rel_24'.		7438d 15h	/ethmac/tags/rel_24/rtl/verilog/
306	Lapsus fixed (!we -> ~we).	simons	7438d 15h	/ethmac/tags/rel_24/rtl/verilog/
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7460d 11h	/ethmac/tags/rel_24/rtl/verilog/
302	mbist signals updated according to newest convention	markom	7486d 22h	/ethmac/tags/rel_24/rtl/verilog/
301	Update RxEnSync only when mrxdv_pad_i is inactive (LOW).	knguyen	7497d 14h	/ethmac/tags/rel_24/rtl/verilog/
297	Artisan ram instance added.	simons	7550d 13h	/ethmac/tags/rel_24/rtl/verilog/
288	This file was not part of the RTL before, but it should be here.	simons	7586d 15h	/ethmac/tags/rel_24/rtl/verilog/
286	Define file in eth_cop.v is changed to eth_defines.v. Some defines were moved from tb_eth_defines.v to eth_defines.v.	mohor	7612d 18h	/ethmac/tags/rel_24/rtl/verilog/
285	Binary operator used instead of unary (xnor).	mohor	7612d 18h	/ethmac/tags/rel_24/rtl/verilog/
284	Busy was set 2 cycles too late. Reported by Dennis Scott.	mohor	7640d 20h	/ethmac/tags/rel_24/rtl/verilog/
283	RxBDAddress was updated also when value to r_TxBDNum was written with greater value than allowed.	mohor	7668d 13h	/ethmac/tags/rel_24/rtl/verilog/
280	Reset has priority in some flipflops.	mohor	7746d 15h	/ethmac/tags/rel_24/rtl/verilog/
278	A new bug (entered with previous update) fixed. When abort occured sometimes data transmission was blocked.	mohor	7746d 16h	/ethmac/tags/rel_24/rtl/verilog/
277	When padding was enabled and crc disabled, frame was not ended correctly.	mohor	7746d 16h	/ethmac/tags/rel_24/rtl/verilog/
276	Defer indication changed.	tadejm	7746d 16h	/ethmac/tags/rel_24/rtl/verilog/
275	Fix MTxErr or prevent sending too big frames.	mohor	7753d 21h	/ethmac/tags/rel_24/rtl/verilog/
272	When control packets were received, they were ignored in some cases.	tadejm	7754d 16h	/ethmac/tags/rel_24/rtl/verilog/
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7755d 18h	/ethmac/tags/rel_24/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] [rtl/] [verilog/] - Rev 358

Filtering Options