URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] [sim/] - Rev 363

Rev	Log message	Author	Age	Path
338		root	5469d 05h	/ethmac/tags/rel_24/sim
335	New directory structure.	root	5526d 10h	/ethmac/tags/rel_24/sim
307	This commit was manufactured by cvs2svn to create tag 'rel_24'.		7448d 05h	/ethmac/tags/rel_24/sim
299	Artisan RAMs added.	mohor	7554d 08h	/ethmac/tags/rel_24/sim
295	Few minor changes.	tadejm	7561d 06h	/ethmac/tags/rel_24/sim
294	Added path to a file with distributed RAM instances for xilinx.	tadejm	7563d 07h	/ethmac/tags/rel_24/sim
293	initial.	tadejm	7587d 04h	/ethmac/tags/rel_24/sim
292	Corrected mistake.	tadejm	7587d 04h	/ethmac/tags/rel_24/sim
291	initial	tadejm	7587d 05h	/ethmac/tags/rel_24/sim
290	Additional checking for FAILED tests added - for ATS.	tadejm	7587d 06h	/ethmac/tags/rel_24/sim
225	Some minor changes.	tadejm	7860d 05h	/ethmac/tags/rel_24/sim
224	Signals for a wave window in Modelsim.	tadejm	7860d 06h	/ethmac/tags/rel_24/sim
217	Bist supported.	mohor	7867d 07h	/ethmac/tags/rel_24/sim
215	Bist supported.	mohor	7867d 07h	/ethmac/tags/rel_24/sim
208	Virtual Silicon RAMs moved to lib directory	tadej	7885d 01h	/ethmac/tags/rel_24/sim
207	Virtual Silicon RAM support fixed	tadej	7885d 01h	/ethmac/tags/rel_24/sim
206	Virtual Silicon RAM added to the simulation.	mohor	7885d 01h	/ethmac/tags/rel_24/sim
205	ETH_VIRTUAL_SILICON_RAM supported.	mohor	7885d 02h	/ethmac/tags/rel_24/sim
187	_info file added.	mohor	7891d 00h	/ethmac/tags/rel_24/sim
186	Macro for testbench (DO file).	mohor	7891d 01h	/ethmac/tags/rel_24/sim