OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_25/] [bench/] [verilog/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4076d 20h /ethmac/tags/rel_25/bench/verilog/
335 New directory structure. root 4134d 01h /ethmac/tags/rel_25/bench/verilog/
316 This commit was manufactured by cvs2svn to create tag 'rel_25'. 6054d 23h /ethmac/tags/rel_25/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 6054d 23h /ethmac/tags/rel_25/bench/verilog/
302 mbist signals updated according to newest convention markom 6104d 04h /ethmac/tags/rel_25/bench/verilog/
299 Artisan RAMs added. mohor 6161d 23h /ethmac/tags/rel_25/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 6229d 23h /ethmac/tags/rel_25/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 6362d 19h /ethmac/tags/rel_25/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 6363d 22h /ethmac/tags/rel_25/bench/verilog/
274 Backup version. Not fully working. tadejm 6371d 16h /ethmac/tags/rel_25/bench/verilog/
267 Full duplex control frames tested. mohor 6427d 19h /ethmac/tags/rel_25/bench/verilog/
266 Flow control test almost finished. mohor 6432d 18h /ethmac/tags/rel_25/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 6433d 09h /ethmac/tags/rel_25/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 6433d 21h /ethmac/tags/rel_25/bench/verilog/
254 Temp version. mohor 6435d 15h /ethmac/tags/rel_25/bench/verilog/
252 Just some updates. tadejm 6435d 18h /ethmac/tags/rel_25/bench/verilog/
243 Late collision is not reported any more. tadejm 6440d 22h /ethmac/tags/rel_25/bench/verilog/
227 Changed BIST scan signals. tadejm 6467d 18h /ethmac/tags/rel_25/bench/verilog/
223 Some code changed due to bug fixes. tadejm 6467d 21h /ethmac/tags/rel_25/bench/verilog/
216 Bist signals added. mohor 6474d 22h /ethmac/tags/rel_25/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.