OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] - Rev 311

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
311 Update script for running different file list files for different RAM models. tadejm 7438d 11h /ethmac/tags/rel_26/
310 More signals. tadejm 7438d 11h /ethmac/tags/rel_26/
309 Update file list files for different RAM models with byte select accessing. tadejm 7438d 11h /ethmac/tags/rel_26/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7438d 11h /ethmac/tags/rel_26/
306 Lapsus fixed (!we -> ~we). simons 7439d 08h /ethmac/tags/rel_26/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7461d 05h /ethmac/tags/rel_26/
302 mbist signals updated according to newest convention markom 7487d 16h /ethmac/tags/rel_26/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7498d 08h /ethmac/tags/rel_26/
299 Artisan RAMs added. mohor 7545d 11h /ethmac/tags/rel_26/
297 Artisan ram instance added. simons 7551d 07h /ethmac/tags/rel_26/
295 Few minor changes. tadejm 7552d 10h /ethmac/tags/rel_26/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7554d 10h /ethmac/tags/rel_26/
293 initial. tadejm 7578d 07h /ethmac/tags/rel_26/
292 Corrected mistake. tadejm 7578d 07h /ethmac/tags/rel_26/
291 initial tadejm 7578d 09h /ethmac/tags/rel_26/
290 Additional checking for FAILED tests added - for ATS. tadejm 7578d 10h /ethmac/tags/rel_26/
288 This file was not part of the RTL before, but it should be here. simons 7587d 09h /ethmac/tags/rel_26/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7613d 12h /ethmac/tags/rel_26/
285 Binary operator used instead of unary (xnor). mohor 7613d 12h /ethmac/tags/rel_26/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7641d 13h /ethmac/tags/rel_26/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.