OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [rtl/] - Rev 285

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
248 wb_rst_i is used for MIIM reset. mohor 7379d 18h /ethmac/tags/rel_26/rtl
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7382d 21h /ethmac/tags/rel_26/rtl
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7383d 17h /ethmac/tags/rel_26/rtl
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7384d 13h /ethmac/tags/rel_26/rtl
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7384d 13h /ethmac/tags/rel_26/rtl
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7384d 13h /ethmac/tags/rel_26/rtl
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7384d 13h /ethmac/tags/rel_26/rtl
238 Defines fixed to use generic RAM by default. mohor 7396d 17h /ethmac/tags/rel_26/rtl
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7398d 22h /ethmac/tags/rel_26/rtl
232 fpga define added. mohor 7404d 16h /ethmac/tags/rel_26/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.