OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [rtl/] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5441d 07h /ethmac/tags/rel_26/rtl
335 New directory structure. root 5498d 12h /ethmac/tags/rel_26/rtl
322 This commit was manufactured by cvs2svn to create tag 'rel_26'. 7276d 06h /ethmac/tags/rel_26/rtl
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 7276d 06h /ethmac/tags/rel_26/rtl
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7276d 10h /ethmac/tags/rel_26/rtl
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7316d 12h /ethmac/tags/rel_26/rtl
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7419d 09h /ethmac/tags/rel_26/rtl
306 Lapsus fixed (!we -> ~we). simons 7420d 07h /ethmac/tags/rel_26/rtl
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7442d 03h /ethmac/tags/rel_26/rtl
302 mbist signals updated according to newest convention markom 7468d 14h /ethmac/tags/rel_26/rtl
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7479d 06h /ethmac/tags/rel_26/rtl
297 Artisan ram instance added. simons 7532d 05h /ethmac/tags/rel_26/rtl
288 This file was not part of the RTL before, but it should be here. simons 7568d 07h /ethmac/tags/rel_26/rtl
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7594d 10h /ethmac/tags/rel_26/rtl
285 Binary operator used instead of unary (xnor). mohor 7594d 10h /ethmac/tags/rel_26/rtl
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7622d 12h /ethmac/tags/rel_26/rtl
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 7650d 05h /ethmac/tags/rel_26/rtl
280 Reset has priority in some flipflops. mohor 7728d 07h /ethmac/tags/rel_26/rtl
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.
mohor 7728d 08h /ethmac/tags/rel_26/rtl
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7728d 08h /ethmac/tags/rel_26/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.