OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [sim/] - Rev 309

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
309 Update file list files for different RAM models with byte select accessing. tadejm 6096d 14h /ethmac/tags/rel_26/sim/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 6096d 14h /ethmac/tags/rel_26/sim/
299 Artisan RAMs added. mohor 6203d 15h /ethmac/tags/rel_26/sim/
295 Few minor changes. tadejm 6210d 13h /ethmac/tags/rel_26/sim/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 6212d 13h /ethmac/tags/rel_26/sim/
293 initial. tadejm 6236d 11h /ethmac/tags/rel_26/sim/
292 Corrected mistake. tadejm 6236d 11h /ethmac/tags/rel_26/sim/
291 initial tadejm 6236d 12h /ethmac/tags/rel_26/sim/
290 Additional checking for FAILED tests added - for ATS. tadejm 6236d 13h /ethmac/tags/rel_26/sim/
225 Some minor changes. tadejm 6509d 11h /ethmac/tags/rel_26/sim/
224 Signals for a wave window in Modelsim. tadejm 6509d 13h /ethmac/tags/rel_26/sim/
217 Bist supported. mohor 6516d 13h /ethmac/tags/rel_26/sim/
215 Bist supported. mohor 6516d 14h /ethmac/tags/rel_26/sim/
208 Virtual Silicon RAMs moved to lib directory tadej 6534d 07h /ethmac/tags/rel_26/sim/
207 Virtual Silicon RAM support fixed tadej 6534d 08h /ethmac/tags/rel_26/sim/
206 Virtual Silicon RAM added to the simulation. mohor 6534d 08h /ethmac/tags/rel_26/sim/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 6534d 08h /ethmac/tags/rel_26/sim/
187 _info file added. mohor 6540d 07h /ethmac/tags/rel_26/sim/
186 Macro for testbench (DO file). mohor 6540d 08h /ethmac/tags/rel_26/sim/
185 Directory keeper. mohor 6540d 08h /ethmac/tags/rel_26/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.